Abstract-Evans and Pippenger showed in 1998 that 6-noisy gates with 2 inputs are universal for arbitrary computation (i.e. can compute any function with bounded error), if all gates fail independently with probability e and e < 60 = (3 -7)/4 8.856%. We show that formulas built from gates with 2 inputs, in which each gate fails with probability at least 60 cannot be universal. Hence, there is a threshold on the tolerable noise for formulas with 2-input gates and it is 60. We conjecture that the same threshold also holds for circuits.
I. INTRODUCTION
During the last decades, computers have become faster and faster, mainly due to advances in hardware miniaturization. However, there are physical limits to the possible extent of this miniaturization, and the closer one gets to these limits, the less robust and more error-prone the components become [3] , [2] . It is estimated that the time when processor architects face these limitations is within the next decade [4] .
Gates, the smallest components of any processor, can fail in (at least) two ways. The first is that they do not work at all. The second is that they work most of the time correctly, and fail sometimes. This type of errors is called "soft errors" by hardware engineers. We deal with faults of the second type.
In particular, we consider the computational model of noisy formulas. Formulas are a special kind of circuits in which each gate has exactly one output wire 1. We ask how much noise on the gates is tolerable, such that any function can still be computed by some formula with bounded-error. We will assume throughout that gates fail independently of each other.
This question has been studied earlier. Already in 1956 von Neumann discovered that reliable computation is possible with noisy 3-majority gates if each gate fails independently with probability less than 0.0073 [12] . The first to prove an upper bound on the tolerable noise was Pippenger [11] . He proved that formulas with gates of fan-in at most k, where each gate fails independently with probability at least c > 1 , are -2 2k' not sufficient for universal computation (i.e. not all functions can be computed with bounded error). Feder proved that this bound also applies to circuits [8] . Later, Feder's bound was improved to 1 1 = by Evans and Schulman [6] . Schulman [7] proved the tight bound 3k 2 ( 2k(_k )
Tight here means that if all gates fail independently with the same fixed probability c < 1k, then any function can be bounded-error computed, and if each gate fails with some 'Precise definitions for all terms used can be found in Section II.
probability at least /3k (which does not need to be the same for all gates), universal computation is not possible. For k = 3 the threshold was first established by Hajek and Weller [9] . However, so far it has not been possible to establish thresholds for gates with even fan-in (or even prove their existence), as pointed out in [7] . In particular, the most basic case of fan-in 2, which is most commonly used, had been elusive. An intuitive argument why even fan-in is different is that for even fan-in threshold gates (and in particular majority gates) can never be "balanced", in the sense that the number of inputs on which they are 1 cannot be the same as the number of inputs on which they are 0.
Evans and Pippenger [5] made some progress in this direction. First, they show that all functions can be computed by formulas with noisy NAND-gates with fan-in 2, if each NAND-gate fails with probability exactly c, for some e < F0 = 3 ;Z. Second, they show that with NAND-gates alone this bound cannot be improved (They make some additional assumptions which we discuss below). This left open the question of what the bound is if we allow all 16 gates with fan-in 2. We settle this question in this paper.
Theorem 1: Assume A > 0. Functions that are computable with bias A by a formula in which all gates have fan-in at most 2 and fail independently with probability at least E0 = (3 7-)/4, depend on at most a constant number of input bits.
Together with the first mentioned result from [5] this gives the exact threshold for formulas with gates of fan-in 2. It extends the second result from [5] in the following ways: (1) We allow all gates of fan-in 2, instead of only NAND-gates. (2) We prove that if the noise is exactly E0, then no universal bounded-error computation is possible. ( 3) The upper bound in [5] only applies to "soft" inputs, and it is shown that gates with noise more than E0 cannot increase the bias. More precisely, it is shown that if the inputs to the formula are noisy themselves and have bias at most A > 0, then the output of the formula cannot have larger bias than A. They did not settle the case where the input bits are not noisy and either O or 1.
To prove Theorem 1 we introduce a new technique, which takes care of some peculiarities in the even fan-in case. We expect that it can be extended to other even fan-in cases.
We conjecture that our bound also holds for circuits.
A. Outline of the proof
For any function f : {0, I}n -* {0, 1} we will choose an input bit xi which f depends on, and fix all other bits such 1-4244-1429-6/07/$25.00 ©2007 IEEE that f still depends on xi . Then, for each gate in the formula with input wires A and B and output wire C we can define The variable a can be seen as the average probability of A being 0. We call da the bias of A with respect to the two input settings xi = 0 and xi = 1.
Before explaining the approach further, we quickly review the approach for gates with odd fan-in, disregarding some minor technicalities and subtleties. Compare also [7] . Essentially,
for an e-noisy gate with fan-in k, input wires A1, . . . , Ak and output wire C one can show that if the noise e is at least the threshold Qk, then the inequality , < 0 max{ I, I
ak I} (1) holds for some 0 < 0 < 1, i.e. the bias goes strictly down after each computation step. By an easy argument one can show that it is possible to choose a functions f and input bits xi such that the number d of computation steps on any path from xi to the output bit is arbitrarily large. Hence, the bias cannot be bounded away from zero for all f and xi.
Unfortunately, (1) is not always true for gates with fan-in 2. Sometimes the bias can actually go up. (2) for some 0 < 0 < 1. Since q is bounded, this implies that the bias of the formula is Q(Qd), where d is the minimal number of computation steps on any path from xi to the output wire. We can then proceed as above.
We give the main proof in Section IV. In Section III we prove (2) , in the main Lemma 1. Section V contains some remarks on our particular choice of q.
II. DEFINITIONS
A circuit is composed of gates. Each gate has a certain number of input wires, which is called the fan-in of the gate. The wires can take boolean values 0 or 1. A gate computes an output bit as a boolean function of its input bits. Aformula is a particular type of circuit in which the gates are connected in a tree, with the output gate at the root and the input bits at the leaves. In particular, this mean that each gate has exactly one output wire.
A (perfect) PARITY-gate with input bits x1 and X2 outputs 0 if X1 = x2 and 1 otherwise. A (perfect) OR-gate outputs 0 if X1 = x2 = 0 and 1 otherwise.
We call a gate e-noisy if it outputs the correct result with probability 1 -e and with probability c it outputs the opposite. We say that a formula F with noisy gates computes the function f with bias A > 0 if for all x f-1(0), y e f-(1): This is a biquadratic function in (x -1/2). Further, q is symmetric around 1/2 and convex. In [oE, -Eo] q is bounded between qmin = q(1/2) =-/2+73/32 > 0.9 and qmax= q(co) = (247 + 87)/128 < 2.1.
For any e < 1/2 we define the function rj6(x) = (1 -2c)x +,e. If x is the probability that some variable is 0, i, (x) is the probability that it is 0 after it has gone through an e-noisy channel.
The following technical results are used in the proof of (4) is non-negative. We show that i = 0.02 is a solution.
The absolute value of the other coefficients for -1 < k < 1 can be bounded by Iri(k) < 5, Ir2(k) < 31, Ir3(k) < 18, r4(k) < 68, r5(k) < 326 and for all other ri(k) < 5000.
Therefore, if 3sbl < 1/50, (5) Proof: For p = 0 (and all E0 < a < 1 -E0) the term is lower bounded by 0.23. For both cases a < 1/2 , p = -(a -co)(I -1Eo -b) and 1/2 < a,p = -(1 -6E0 -a) (I -1Eo -b) the term is lower bounded by 0.22. Using convexity of q as above the fact follows.
We can state our main Lemma. Lemma 1: Let E0 < e < 1/2. Assume an e-noisy OR-gate or PARITY-gate, with input wires A and B and output wire C. Let 60 < P [A 60 < P [A 0 xi = 0]
and let the same be true for B. Define a, b, c and da, b, 6, for A,B,C as in Section I.
1) The following inequality holds for 0 = 1: l6, q(c) < 0 max{| a q(a), db q(b)}.
2) Forany d > 0thereis aO < 0 < 1 suchthatif l a > 6 or bl > 6, (8) Increasing e decreases l c as well as q(c), since the term rj6(c) gets closer to 1/2 and q decreases towards 1/2. Thus we may assume e = E0. Further, we may assume l6a q(a) > 5ib q(b).
Note that, for da = 0 we then also have 6b = 0 and the Lemma holds trivially. In the remainder we therefore assume da t 0. In fact, we will even assume da > 0: In case da < 0 we can just formally replace every occurrence of da and 6b with -a resp. -b. Because of the absolute value signs, this will not change the validity of (9). So we have to prove
(1-2E) |acb + ba| q (Tp, (ab + 6a b/4)) < 0 a |q(a). (9) In the remainder, we will repeatedly use that a and b are bounded between E0 and 1 -E0 and that in this range, 0.9 < qTin < q(a) < qnax < 2.1, without mentioning it each time. We distinguish the following cases: -(1-2Eo) (aq(a) + bq(b)) q ('j,O (ab + 5A5b/4)) (10) > 0.
In case la -xo > 1/50 or lb -xo > 1/50, note that MOdb4 < (1 -0 -a)(-60-b) . If we set ,u = MaOb/4 and 0 1, then by Fact 1 the lhs of (10) is greater than 0.0003. This implies the existence of a 0 < 1 for (10) and settles both parts of the Lemma.
We are left with the case la -xo < 1/50 and lbxol < 1/50. By (7) (11) In particular q(Tje0 (ab + MaOb/4)) < q(rjeo (ab)). Plugging the lhs of this into (10) and using Proposition 1 implies (10) 
By (7), a > 6o. Thus, aq(a) > coqmin and also q (T11e (ab + 6aIb/4)) > qnin. Hence, the lhs of (12) is at least (1-2co)coqin9/10 smaller than the lhs of (10). Since we already proved earlier that (10) holds for 0 = 1 without the restriction 6b < 6a/100, we conclude that (12) holds for some 0 < 1. This establishes part 2 of the Lemma for 6b < da/100. For case (b) we note that la6bb < a6aq(a)/q(b). Replacing a,b,+bca in (9) by a6%q(a)/q(b) and rearranging terms we get exactly the same as (13), with a and b swapped. We proceed as in case (a).
We now consider the PARITY-gate. First note, that if the two input wires of a noiseless PARITY gate are independently 0 with probability a resp. Q, then the output wire will be 0 with probability ao + (1-a) ( -). Thus Proof: Let f be any function and let F be any formula with noisy gates that fail independently with probability at least 6o. Let F compute f with bias A. We show that f depends on at most a constant number of bits, i.e. d(f) < c(A), for some function c(A).
Before starting we note the following: Every 6-noisy fan-in-2 gate can be constructed from an 6-noisy PARITY-or an 6-noisy OR-gate, perfect NOT-gates and constant inputs. Hence, we may assume that F is constructed only from perfect NOTgates, noisy PARITY-gates with fan-in 2 and noisy OR-gates with fan-in 2.
Let xi be an input bit on which f depends with the additional property that any input wire of F carrying xi has depth at least 110g2 d(f)]. Because all gates in F have fan-in at most 2, the existence of such xi is guaranteed. Fix all other input bits such that the output of F changes when flipping xi. We have shown a tight threshold for the noise which is tolerable for computation with formulas with gates of fan-in at most 2. This is the first result for gates with an even number of wires. It should be possible to generalize that to other gates with even fan-in, although the proof is probably more tedious.
The same bound probably also applies to circuits with gates of fan-in at most 2.
A. Choice of potential function So far we have not given any idea of why we chose this particular potential function. In fact, this choice is not unique. The choice of q was determined as follows: (1) It is convenient to choose q symmetric around 1/2, so applying a NOT-gate to wire A does not change the value of l a q(a). (2) It is natural to scale q such that q(xo) 1. (3) After these choices, we have to choose 4dXq(x) x = (-1+ 7). This ensures that (5) does not have a linear term in Sb and only starts with the quadratic term, i.e. "r-1(k) 0". (4) We also need dj2q(x) =X0 > 16 - 4 5.42, because that makes ro(k) > 0 for -1 < k < 1. The rest of the choices are not so binding.
However, a quadratic function alone is not enough. For (5) to be at least 0 one also has constraints on higher derivatives of q. The expression in (3) for q is one of the "nicer" possible potential functions. One can also find a possible q, by dividing the interval [60, 1 -EO] into smaller intervals and define q as different quadratic functions in each of these intervals.
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